



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/440,795	11/15/1999	CHRISTOPHER ALAN ADKINS	LE9-99-140	3446

21972 7590 08/21/2003

LEXMARK INTERNATIONAL, INC.
INTELLECTUAL PROPERTY LAW DEPARTMENT
740 WEST NEW CIRCLE ROAD
BLDG. 082-1
LEXINGTON, KY 40550-0999

[REDACTED] EXAMINER

MILLER, PATRICK L

[REDACTED] ART UNIT

[REDACTED] PAPER NUMBER

2837

DATE MAILED: 08/21/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/440,795	ADKINS ET AL.
	Examiner Patrick Miller	Art Unit 2837

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on ____ .
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-28 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) Claim(s) ____ is/are allowed.
- 6) Claim(s) 1-4,8,10-21,23-26 and 28 is/are rejected.
- 7) Claim(s) 5-7,9,22 and 27 is/are objected to.
- 8) Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 15 November 1999 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) The proposed drawing correction filed on ____ is: a) approved b) disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. ____ .
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) The translation of the foreign language provisional application has been received.
- 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). ____ . |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) <u>4</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

1. Claims 9 and 26 are objected to because of the following informalities: See bullets below. Appropriate correction is required.
 - Claim 9 cites, “a memory.” Component initially cited in claim 8. Change “a” to “the.”
 - Claim 26 cites, “a corresponding comparison signal.” Signal initially cited in claim 24. Change “a” to “the.”

Claim Rejections - 35 USC § 103

2. Claims 1-4, 11-14, 17-21, 24, and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murakami (6,181,098) in view of Rhee et al (6,147,561).
 - Murakami discloses a control system and method for controlling movement of a DC motor, comprising: a movement detector to detect movement of a DC motor in an inkjet print head, including a carriage (fig. 3B, #6) attached to the motor with a belt drive (fig. 3B, #60), the motor moves the carriage (fig. 3B, #8 moves #6), and an encoder (encoder determines velocity: col. 1, lines 20-45) attached to the carriage (fig. 3B, #68), wherein the encoder outputs a feedback signal in response to the movement (and velocity) of the motor (fig. 5, output of #90).
 - Murakami does not disclose an application specific integrated circuit (ASIC) including: a digital phase detector that compares the phase of the feedback signal with a reference signal, the phase detector outputs a comparison signal based on non-linear components of the reference signal (claims 11, 18, 25), a digital loop filter, the digital phase detector is a phase frequency detector (claims 4, 12, 17,

- and 24), the phase frequency detector outputting positive, negative, and no current signals in response to the reference and feedback signals (claim 13), and the phase frequency detector tracks a time varying reference signal and selects the comparison signal in response to said reference signal (claims 14 and 21).
- Rhea et al disclose an integrated circuit that performs a specific application (analogous to ASIC), wherein the application is a digital phase locked loop circuit (col. 1, lines 20-22). The circuit is comprised of a digital phase detector (phase frequency detector) (col. 4, line 50) that compares feedback with a reference signal (fig. 2, #14' compares #206 with #208), outputs a comparison signal (fig. 2, #17), the output of the phase detector follows a non-linear function (fig. 2, based on time delay elements #'s 200), and a digital loop filter (fig. 2, #20). Further, the phase frequency detector outputs positive, negative, and no current (when gates #500 in fig. 5 are off) based on the reference and feedback signals (col. 6, lines 16-26); and the phase frequency detector tracks the f_{ref} value, which varies in time, to output the comparison signal (fig. 2, f_{ref} used by #14 to output #17). The motivation for a circuit as described above is to provide the advantage of enhancing the phase locked loop gain (col. 4, lines 46-57).
 - Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to modify the invention of Murakami with an integrated circuit that incorporates the components mentioned above, thereby providing the advantage of enhancing the phase locked loop gain, as taught by Rhee et al.

3. Claims 8, 16, 23, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Murakami and Rhee et al as applied to claims 1, 4, 11, 12, 17, and 24 above, and further in view of Trachtenberg (6,121,747).

- Murakami and Rhee et al do not disclose the phase frequency detector having a memory.
- Trachtenberg discloses a phase frequency detector including an edge-controlled digital memory network, having a plurality of states. Further, the network makes transitions among the plurality of states responsive to the reference and feedback signals input to the comparator, and the signal generated by the comparator is dependent on the state of the network, and the automatic phasing device controls the transitions among the states (col. 7, lines 6-17). This provides the advantage of driving a low-frequency pulse modulated signal that is supplied to the motor.
- Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to modify the phase frequency detector of Murakami and Rhee et al with memory based on the reference signal, thereby providing the advantage of outputting a low-frequency signal to drive the motor, as taught by Trachtenberg.

4. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Murakami and Rhee et al as applied to claim 1 above, and further in view of Lundberg et al (5,811,998).

- Rhee et al disclose the digital phase detector being a phase frequency detector; however, Murakami and Rhee et al do not disclose the digital filter being a compensator that is set by a digital clock.

- Lundberg et al disclose a digital filter that is an up/down counter configured to function as a digital integrator (digital compensator) (fig. 6, #138 including #140), whereby the digital integrator is controlled by a clock (fig. 6, #139). The motivation to provide a digital integrator as described is to integrate the occurrences of the phase condition. This provides the advantage of enabling phase expansion (col. 7, lines 14-25).
 - Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention that the digital filter of Murakami and Rhee et al could be a digital integrator (compensator), thereby providing the advantage of enabling phase expansion, as taught by Lundberg et al.
5. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Murakami and Rhee et al as applied to claims 11 and 12 above, and further in view of Rogers (5,371,425).
- Murakami and Rhee et al do not disclose the phase frequency detector providing for system damping.
 - Rogers discloses a circuit where the phase frequency detector is included in a digital damping circuit. The motivation to provide a circuit as disclosed by Roger is to have a digital damping circuit, which generates adequate phase and frequency damping without a damping resistor. This provides the advantage of achieving damping effects, which are unaffected by process parameters and operating and ambient parameters (abstract).
 - Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to make the phase frequency detector of Murakami and

Rhee et al for system damping, thereby providing the advantage of achieving damping effects that are unaffected by process parameters and operating ambient parameters, as taught by Rogers.

6. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Murakami (6,181,098) in view of Tanaka (5,452,326).

- Murakami discloses a control system and method for controlling movement of a DC motor, comprising: a movement detector to detect movement of a DC motor in an inkjet print head, including a carriage (fig. 3B, #6) attached to the motor with a belt drive (fig. 3B, #60), the motor moves the carriage (fig. 3B, #8 moves #6), and an encoder (encoder determines velocity: col. 1, lines 20-45) attached to the carriage (fig. 3B, #68), wherein the encoder outputs a feedback signal in response to the movement (and velocity) of the motor (fig. 5, output of #90).
- Murakami does not disclose modeling the phase detector in a closed loop, phase locked loop configuration with a describing function; and dampening the frequency response of the describing function by anticipating a step response of the motor during initial movement.
- Tanaka discloses a digital phase locked loop circuit that provides damping features as cited above. The motivation to provide a circuit as cited is to provide the advantage of improving excess response to a step response (col. 6, lines 47-68).
- Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to modify the system of Murakami so the circuit is configured to carry out phase locked loop operations and dampen the frequency

response as cited above, thereby providing the advantage of improving system excess response, as taught by Tanaka.

Allowable Subject Matter

7. Claims 5-7, 9,
8. 22, and 27 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
 - With respect to claim 5, the Prior Art discloses state machines that receive feedback and reference signals, selectively output UP, DOWN, and no signal, output a positive current for the UP signal, output a negative current for the DOWN signal, and a high impedance state for no signal; however, the Prior Art does not disclose a different current source for the positive and negative currents.
 - With respect to claim 9, the Prior Art discloses phase frequency detectors with memory, but not with memory having weighted states.
 - With respect to claims 22 and 27, the Prior Art does not disclose combining into the system of Murakami and Rhee et al, nor any other combination of references, a damping system that anticipates the motor step response to minimize the loop filter changing time.

Prior Art

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - Williams (5,818,272) discloses a non-linear phase locked loop circuit with a phase detector and a pulse filter (integrator).

Art Unit: 2837

- Powell (5,790,614) discloses a digital system with a phase detector and a loop filter.
- Yokoi et al (5,873,663) disclose a printing apparatus that has a detector for measuring the carriage moving speed.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Patrick Miller whose telephone number is 703-308-4931. The examiner can normally be reached on M-F, 8:30-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Nappi can be reached on 703-308-3370. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-306-3431.

Patrick Miller
Examiner
Art Unit 2837

pm
August 7, 2003



ROBERT E. NAPPI
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800